Third generation of double-data-rate synchronous dynamic random-access memory
This article is about the computer main memory. For the graphics memory, see GDDR3. For the mobile memory, see LPDDR3. For the video game, see Dance Dance Revolution 3rdMix.
DDR3 SDRAM Double Data Rate 3 Synchronous Dynamic Random-Access Memory
Double Data Rate 3 Synchronous Dynamic Random-Access Memory (DDR3 SDRAM) is a type of synchronous dynamic random-access memory (SDRAM) with a high bandwidth ("double data rate") interface, and has been in use since 2007. It is the higher-speed successor to DDR and DDR2 and predecessor to DDR4 synchronous dynamic random-access memory (SDRAM) chips. DDR3 SDRAM is neither forward nor backward compatible with any earlier type of random-access memory (RAM) because of different signaling voltages, timings, and other factors.
DDR3 is a DRAM interface specification. The actual DRAM arrays that store the data are similar to earlier types, with similar performance. The primary benefit of DDR3 SDRAM over its immediate predecessor DDR2 SDRAM, is its ability to transfer data at twice the rate (eight times the speed of its internal memory arrays), enabling higher bandwidth or peak data rates.
The DDR3 standard permits DRAM chip capacities of up to 8 gigabits (Gbit) (so 1 gigabyte by DRAM chip), and up to four ranks of 64 Gbit each for a total maximum of 16 gigabytes (GB) per DDR3 DIMM. Because of a hardware limitation not fixed until Ivy Bridge-E in 2013, most older Intel CPUs only support up to 4-Gbit chips for 8 GB DIMMs (Intel's Core 2 DDR3 chipsets only support up to 2 Gbit). All AMD CPUs correctly support the full specification for 16 GB DDR3 DIMMs.[1] Intel, also supports 16 GB DIMMs, from Broadwell (also named as "AMD Only memory, because using 11-bit adressing).
History
In February 2005, Samsung introduced the first prototype DDR3 memory chip. Samsung played a major role in the development and standardisation of DDR3.[2][3] In May 2005, Desi Rhoden, chairman of the JEDEC committee, stated that DDR3 had been under development for "about 3 years".[4]
DDR3 was officially launched in 2007, but sales were not expected to overtake DDR2 until the end of 2009 or possibly early 2010, according to Intel strategist Carlos Weissenberg, speaking during the early part of their roll-out in August 2008.[5] (The same timescale for market penetration had been stated by market intelligence company DRAMeXchange over a year earlier in April 2007,[6] and by Desi Rhoden in 2005.[4]) The primary driving force behind the increased usage of DDR3 has been new Core i7 processors from Intel and Phenom II processors from AMD, both of which have internal memory controllers: the former requires DDR3, the latter recommends it. IDC stated in January 2009 that DDR3 sales would account for 29% of the total DRAM units sold in 2009, rising to 72% by 2011.[7]
In September 2012, JEDEC released the final specification of DDR4.[8] The primary benefits of DDR4 compared to DDR3 include a higher standardized range of clock frequencies and data transfer rates[9] and significantly lower voltage.
Compared to DDR2 memory, DDR3 memory uses less power. Some manufacturers further propose using "dual-gate" transistors to reduce leakage of current.[10]
According to JEDEC,[11]: 111 1.575 volts should be considered the absolute maximum when memory stability is the foremost consideration, such as in servers or other mission-critical devices. In addition, JEDEC states that memory modules must withstand up to 1.80 volts[a] before incurring permanent damage, although they are not required to function correctly at that level.[11]: 109
Another benefit is its prefetch buffer, which is 8-burst-deep. In contrast, the prefetch buffer of DDR2 is 4-burst-deep, and the prefetch buffer of DDR is 2-burst-deep. This advantage is an enabling technology in DDR3's transfer speed.
DDR3 modules can transfer data at a rate of 800–2133 MT/s using both rising and falling edges of a 400–1066 MHz I/O clock. This is twice DDR2's data transfer rates (400–1066 MT/s using a 200–533 MHz I/O clock) and four times the rate of DDR (200–400 MT/s using a 100–200 MHz I/O clock). High-performance graphics was an initial driver of such bandwidth requirements, where high bandwidth data transfer between framebuffers is required.
Because the hertz is a measure of cycles per second, and no signal cycles more often than every other transfer, describing the transfer rate in units of MHz is technically incorrect, although very common. It is also misleading because various memory timings are given in units of clock cycles, which are half the speed of data transfers.
DDR3 does use the same electric signaling standard as DDR and DDR2, Stub Series Terminated Logic, albeit at different timings and voltages. Specifically, DDR3 uses SSTL_15.[13]
In February 2005, Samsung demonstrated the first DDR3 memory prototype, with a capacity of 512Mb and a bandwidth of 1.066Gbps.[2] Products in the form of motherboards appeared on the market in June 2007[14] based on Intel's P35 "Bearlake" chipset with DIMMs at bandwidths up to DDR3-1600 (PC3-12800).[15] The Intel Core i7, released in November 2008, connects directly to memory rather than via a chipset. The Core i7, i5 & i3 CPUs initially supported only DDR3. AMD's socket AM3Phenom II X4 processors, released in February 2009, were their first to support DDR3 (while still supporting DDR2 for backwards compatibility).
Dual-inline memory modules
DDR3 dual-inline memory modules (DIMMs) have 240 pins and are electrically incompatible with DDR2. A key notch—located differently in DDR2 and DDR3 DIMMs—prevents accidentally interchanging them. Not only are they keyed differently, but DDR2 has rounded notches on the side and the DDR3 modules have square notches on the side.[16] DDR3 SO-DIMMs have 204 pins.[17]
For the Skylake microarchitecture, Intel has also designed a SO-DIMM package named UniDIMM, which can use either DDR3 or DDR4 chips. The CPU's integrated memory controller can then work with either. The purpose of UniDIMMs is to handle the transition from DDR3 to DDR4, where pricing and availability may make it desirable to switch RAM type. UniDIMMs have the same dimensions and number of pins as regular DDR4 SO-DIMMs, but the notch is placed differently to avoid accidentally using in an incompatible DDR4 SO-DIMM socket.[18]
Latencies
DDR3 latencies are numerically higher because the I/O bus clock cycles by which they are measured are shorter; the actual time interval is similar to DDR2 latencies, around 10 ns. There is some improvement because DDR3 generally uses more recent manufacturing processes, but this is not directly caused by the change to DDR3.
CAS latency (ns) = 1000 × CL (cycles) ÷ clock frequency (MHz) = 2000 × CL (cycles) ÷ transfer rate (MT/s)
While the typical latencies for a JEDEC DDR2-800 device were 5-5-5-15 (12.5 ns), some standard latencies for JEDEC DDR3 devices include 7-7-7-20 for DDR3-1066 (13.125 ns) and 8-8-8-24 for DDR3-1333 (12 ns).
As with earlier memory generations, faster DDR3 memory became available after the release of the initial versions. DDR3-2000 memory with 9-9-9-28 latency (9 ns) was available in time to coincide with the Intel Core i7 release in late 2008,[19] while later developments made DDR3-2400 widely available (with CL 9–12 cycles = 7.5–10 ns), and speeds up to DDR3-3200 available (with CL 13 cycles = 8.125 ns).
Power consumption
Power consumption of individual SDRAM chips (or, by extension, DIMMs) varies based on many factors, including speed, type of usage, voltage, etc. Dell's Power Advisor calculates that 4 GB ECC DDR1333 RDIMMs use about 4 W each.[20] By contrast, a more modern mainstream desktop-oriented part 8 GB, DDR3/1600 DIMM, is rated at 2.58 W, despite being significantly faster.[21]
DDR3-xxx denotes data transfer rate, and describes DDR chips, whereas PC3-xxxx denotes theoretical bandwidth (with the last two digits truncated), and is used to describe assembled DIMMs. Bandwidth is calculated by taking transfers per second and multiplying by eight. This is because DDR3 memory modules transfer data on a bus that is 64 data bits wide, and since a byte comprises 8 bits, this equates to 8 bytes of data per transfer.
With two transfers per cycle of a quadrupled clock signal, a 64-bit wide DDR3 module may achieve a transfer rate of up to 64 times the memory clock speed. With data being transferred 64 bits at a time per memory module, DDR3 SDRAM gives a transfer rate of (memory clock rate) × 4 (for bus clock multiplier) × 2 (for data rate) × 64 (number of bits transferred) / 8 (number of bits in a byte). Thus with a memory clock frequency of 100 MHz, DDR3 SDRAM gives a maximum transfer rate of 6400 MB/s.
The data rate (in MT/s) is twice the I/O bus clock (in MHz) due to the double data rate of DDR memory. As explained above, the bandwidth in MB/s is the data rate multiplied by eight.
CL – CAS Latencyclock cycles, between sending a column address to the memory and the beginning of the data in response
tRCD – Clock cycles between row activate and reads/writes
tRP – Clock cycles between row precharge and activate
Fractional frequencies are normally rounded down, but rounding up to 667 is common because of the exact number being 6662⁄3 and rounding to the nearest whole number. Some manufacturers also round to a certain precision or round up instead. For example, PC3-10666 memory could be listed as PC3-10600 or PC3-10700.[23]
Note: All items listed above are specified by JEDEC as JESD79-3F.[11]: 157–165 All RAM data rates in-between or above these listed specifications are not standardized by JEDEC—often they are simply manufacturer optimizations using higher-tolerance or overvolted chips. Of these non-standard specifications, the highest speeds would reach up to DDR3-3200.[24]
Alternative naming: DDR3 modules are often incorrectly labeled with the prefix PC (instead of PC3), for marketing reasons, followed by the data-rate. Under this convention PC3-10600 is listed as PC1333.[25]
Serial presence detect
DDR3 memory utilizes serial presence detect.[26] Serial presence detect (SPD) is a standardized way to automatically access information about a computer memory module, using a serial interface. It is typically used during the power-on self-test for automatic configuration of memory modules.
Release 4
Release 4 of the DDR3 Serial Presence Detect (SPD) document (SPD4_01_02_11) adds support for Load Reduction DIMMs and also for 16b-SO-DIMMs and 32b-SO-DIMMs.
JEDEC Solid State Technology Association announced the publication of Release 4 of the DDR3 Serial Presence Detect (SPD) document on September 1, 2011.[27]
XMP extension
Intel Corporation officially introduced the eXtreme Memory Profile (XMP) Specification on March 23, 2007, to enable enthusiast performance extensions to the traditional JEDEC SPD specifications for DDR3 SDRAM.[28]
Variants
In addition to bandwidth designations (e.g. DDR3-800D), and capacity variants, modules can be one of the following:
ECC memory, which has an extra data byte lane used for correcting minor errors and detecting major errors for better reliability. Modules with ECC are identified by an additional ECC or E in their designation. For example: "PC3-6400 ECC", or PC3-8500E.[29]
Registered or buffered memory, which improves signal integrity (and hence potentially clock rates and physical slot capacity) by electrically buffering the signals with a register, at a cost of an extra clock of increased latency. Those modules are identified by an additional R in their designation, for example PC3-6400R.[30]
Non-registered (a.k.a. "unbuffered") RAM may be identified by an additional U in the designation.[30]
Fully buffered modules, which are designated by F or FB and do not have the same notch position as other classes. Fully buffered modules cannot be used with motherboards that are made for registered modules, and the different notch position physically prevents their insertion.
Load reduced modules, which are designated by LR and are similar to registered/buffered memory, in a way that LRDIMM modules buffer both control and data lines while retaining the parallel nature of all signals. As such, LRDIMM memory provides large overall maximum memory capacities, while addressing some of the performance and power consumption issues of FB memory induced by the required conversion between serial and parallel signal forms.
Both FBDIMM (fully buffered) and LRDIMM (load reduced) memory types are designed primarily to control the amount of electric current flowing to and from the memory chips at any given time. They are not compatible with registered/buffered memory, and motherboards that require them usually will not accept any other kind of memory.
DDR3L and DDR3U extensions
The DDR3L (DDR3 Low Voltage) standard is an addendum to the JESD79-3 DDR3 Memory Device Standard specifying low voltage devices.[31] The DDR3L standard is 1.35 V and has the label PC3L for its modules. Examples include DDR3L‐800 (PC3L-6400), DDR3L‐1066 (PC3L-8500), DDR3L‐1333 (PC3L-10600), and DDR3L‐1600 (PC3L-12800). Memory specified to DDR3L and DDR3U specifications is compatible with the original DDR3 standard, and can run at either the lower voltage or at 1.50 V.[32] However, devices that require DDR3L explicitly, which operate at 1.35 V, such as systems using mobile versions of fourth-generation Intel Core processors, are not compatible with 1.50 V DDR3 memory.[33] DDR3L is different from and incompatible with the LPDDR3 mobile memory standard.
The DDR3U (DDR3 Ultra Low Voltage) standard is 1.25 V and has the label PC3U for its modules.[34]
JEDEC Solid State Technology Association announced the publication of JEDEC DDR3L on July 26, 2010[35] and the DDR3U in October 2011.[36]
^ abSobolev, Vyacheslav (2005-05-31). "JEDEC: Memory standards on the way". DigiTimes.com. Archived from the original on April 13, 2013. Retrieved 2011-04-28. JEDEC is already well along in the development of the DDR3 standard, and we have been working on it for about three years now.... Following historical models, you could reasonably expect the same three-year transition to a new technology that you have seen for the last several generations of standard memory
مينا بنسون هوبارد معلومات شخصية اسم الولادة (بالإنجليزية: Mina Adelaine Benson) الميلاد 15 أبريل 1870[1] الوفاة 4 مايو 1956 (86 سنة) [1] سبب الوفاة حادث مروري مواطنة كندية الجنسية كندا الحياة العملية المهنة مُستكشفة سنوات النشاط 1900 - 1956 سبب الشهرة استكشاف منطقة لابر...
Miss El Salvador Tipo Concurso de bellezaFundación 1954Sede central San SalvadorMiss El Salvador Isabella García-ManzoMiembros Miss Universo Miss Mundo Miss Tierra Miss Internacional Miss Supranacional Miss Intercontinental Miss Continentes Unidos Reina Hispanoamericana Nuestra Belleza LatinaReestructuración 2023Sitio web Sitio web oficialLema Vive la experiencia de tu vida[editar datos en Wikidata] Miss El Salvador es el principal concurso de belleza nacional de El Salvador que ...
نيكولا تشارتير معلومات شخصية الميلاد سنة 1974 (العمر 48–49 سنة) فرنسا مواطنة فرنسا الحياة العملية المهنة منتج أفلام اللغات الفرنسية الجوائز جائزة الأوسكار لأفضل فيلم (عن عمل:خزانة الألم) (2008) المواقع IMDB صفحته على IMDB تعديل مصدري - تعديل نيكولا ت
Aeropostal Compañía Anónima McDonnell Douglas MD-82 (YV444T) de Aeropostal en el Aeropuerto Internacional de Maiquetía Simón Bolívar (2012) IATACW OACIALV IndicativoAEROPOSTAL C.A Fundación 3 de julio de 1929 (94 años)Aeropuerto principal Aeropuerto Internacional de Maiquetía Simón Bolívar Aeropuerto Internacional del Caribe Santiago MariñoSede central Caracas, Venezuela VenezuelaFlota 2Destinos 3Programa de viajero Aeropass[editar datos en Wikidata] Avión DC-9-51 ...
Pour les articles homonymes, voir Berger. Jean-Jacques BergerFonctionsSénateur du Second Empire23 juin 1853 - 8 novembre 1859Liste des conseillers départementaux du Puy-de-Dôme1853-1859Préfet de la Seine20 décembre 1848 - 22 juin 1853Adrien RecurtGeorges Eugène HaussmannMaire de l'ancien 2e arrondissement de Paris1847-1849Edmond Halphen (d)Député français4 novembre 1837 - 2 décembre 1851Maire de l'ancien 2e arrondissement de Paris1830-1841BiographieNaissance 21 juin 1790ThiersDécè...
The Million Dollar Homepage Cada píxel se vendía por un dólar.Información generalDominio www.MillionDollarHomepage.comTipo Anuncio por píxelComercial SiIdiomas disponibles InglésEn español NoEstado actual Activo (aunque sin posibilidad de compra)GestiónDesarrollador Alex TewPropietario Alex TewLanzamiento 26 de agosto de 2005EstadísticasRanking Alexa 193668 (2018)Ingresos 1 037 100 dólares[editar datos en Wikidata] The Million Dollar Homepage (en español: L...
Wiehagen Stadt Hückeswagen Koordinaten: 51° 9′ N, 7° 19′ O51.1488333333337.3129444444444Koordinaten: 51° 8′ 56″ N, 7° 18′ 47″ O Höhe: 320–340 m ü. NN Postleitzahl: 42499 Vorwahl: 02192 Wiehagen (Hückeswagen) Lage von Wiehagen in Hückeswagen Wiehagen ist ein Ortsteil von Hückeswagen im Oberbergischen Kreis im Regierungsbezirk Köln in Nordrhein-Westfalen (Deutschland). Inhaltsverzeichnis 1 Geschichte 2 Lag...
Huân chương Thập tự Huân chương Thập tự Cộng hòa Liên bang Đức (tiếng Đức: Verdienstorden der Bundesrepublik Deutschland), gọi tắt là Huân chương Thập tự Liên bang (tiếng Đức: Bundesverdienstkreuz) là huân chương cao cấp nhất của Cộng hòa Liên bang Đức. Huân chương này dành để vinh danh các cá nhân có những thành tựu đặc biệt trong các lĩnh vực chính trị, kinh tế, văn hóa, trí tuệ, hoặc xã hộ...
Simon Andrew Stuart, AO, DSC adalah perwira senior Angkatan Darat Australia yang menjabat sebagai Panglima Angkatan Darat sejak Juli 2022. Ia ditugaskan ke Korps Infanteri Kerajaan Australia dari Royal Military College, Duntroon pada tahun 1990. Ia memiliki memimpin Batalyon 8/9, Resimen Kerajaan Australia (2008–10), Satuan Tugas Gabungan 631 (2010) dan Tim Gabungan Uruzgan (2012–13), dan dikerahkan ke Timor Timur sebagai bagian dari Pengawas Operasi, Tanager dan Astute dan ke Afghanistan...
Human settlement in ScotlandRhynieScottish Gaelic: RoinnidhThe village green and war memorial, Rhynie Kirk behind the green, with Tap o' Noth in the distanceRhynieLocation within AberdeenshireOS grid referenceNJ498271Council areaAberdeenshireLieutenancy areaAberdeenshireCountryScotlandSovereign stateUnited KingdomPost townHUNTLYPostcode districtAB54PoliceScotlandFireScottishAmbulanceScottish UK ParliamentGordonScottish ParliamentAberdeenshire West List ...
Villa Senar mit Park und Bootshaus, Luftaufnahme von Werner Friedli, 1948 Die Villa Rachmaninow oder Senar in Hertenstein in der Schweizer Gemeinde Weggis war in den Sommermonaten der Jahre 1932 bis 1939 der Wohnsitz des russischen Komponisten, Pianisten und Dirigenten Sergei Rachmaninow. Er selber nannte sein Anwesen am Ufer des Vierwaldstättersees «Senar», ein Akronym, bestehend aus den Namen Sergei und Natalia Rachmaninow. Inhaltsverzeichnis 1 Geschichte 2 Literatur 3 Weblinks 4 Einzeln...
American baseball player (1917-1994) Baseball player Charlie CuellerCueller, circa 1945PitcherBorn: (1917-09-27)September 27, 1917Ybor City, FloridaDied: October 11, 1994(1994-10-11) (aged 77)Tampa, FloridaBatted: RightThrew: RightMLB debutJuly 2, 1950, for the Chicago White SoxLast MLB appearanceJuly 4, 1950, for the Chicago White SoxMLB statisticsWin–loss record0–0Earned run average33.75Strikeouts1 Teams Chicago White Sox (1950) Jesus Patracis Charlie ...
Logo der Action directe Die Action directe (AD) war eine linksextremistische Terrororganisation[1][2][3][4] in Frankreich, die unter anderem für die Ermordung des Generals René Audran und von Renault-Chef Georges Besse verantwortlich war. Die Gruppe gründete sich 1979 und wurde 1987 zerschlagen. Ihre Selbstbezeichnung leitet sich von der Praxis der direkten Aktion ab. Inhaltsverzeichnis 1 Geschichte 1.1 Hintergrund 1.2 Radikalisierung und Aktionen 1.3 Schlag...
Problem in wireless networking In one scenario, Station A can communicate with Station B. Station C can also communicate with Access Point Station B. However, Stations A and C cannot communicate with each other as they are out of range of each other, and thus start to transmit simultaneously preventing B from receiving messages intended for it. In wireless networking, the hidden node problem or hidden terminal problem occurs when a node can communicate with a wireless access point (AP), but c...
Canadian actor (born 1952) Dan AykroydCM OOntAykroyd in 2009BornDaniel Edward Aykroyd (1952-07-01) July 1, 1952 (age 71)Ottawa, Ontario, CanadaCitizenshipCanadianOccupationsActorcomedianscreenwriterproducersingerYears active1971–presentSpouse Donna Dixon (m. 1983; sep. 2022)Children3, including Vera SolaRelativesPeter Aykroyd Daniel Edward Aykroyd CM OOnt (/ˈækrɔɪd/ AK-royd; born July 1, 1952) is a Canadian actor, com...
Japanese softball player This biography of a living person relies on a single source. You can help by adding reliable sources to this article. Contentious material about living people that is unsourced or poorly sourced must be removed immediately. (August 2021) (Learn how and when to remove this template message) Megu Hirose Medal record Women's softball Representing Japan Olympic Games 2008 Beijing Team competition Megu Hirose (廣瀬芽) (born April 23, 1981 in Hyōgo Prefecture) is ...
Sporting event delegationSweden at the2015 World Aquatics ChampionshipsFlag of SwedenFINA codeSWENational federationSvenska SimidrottWebsitewww.svensksimidrott.sein Kazan, RussiaCompetitors13 in 3 sportsMedalsRanked 9th Gold 3 Silver 2 Bronze 1 Total 6 World Aquatics Championships appearances (overview)197319751978198219861991199419982001200320052007200920112013201520172019202220232024 Sweden competed at the 2015 World Aquatics Championships in Kazan, Russia from 24 July to 9 August 2015. Med...
American slang term for carnival employee This article is about carnival employees and carnival slang. For other uses, see Carny (disambiguation). A carny (jointee) and his coconut shy in 2005 Carny, also spelled carnie, is an informal term used in North America for a traveling carnival employee, and the language they use, particularly when the employee operates a game (joint), food stand (grab, popper or floss wagon), or ride (ride jock) at a carnival. The term showie is used synonymously in...
У этого термина существуют и другие значения, см. Пустынный лис. Операция «Пустынный лис» Подготовка бомбардировщика B-1B к боевому вылету. Авиабаза Эллсуорт, США, 17 декабря 1998. Дата 16—19 декабря 1998 года Место Ирак Итог Военная победа США и Великобритании, политическая побе...