QUOTING FROM: Algorithms and Theory of Computation Handbook, CRC Press LLC, 1999, "parallel random-access machine", in Dictionary of Algorithms and Data Structu
| This article is rated Start-class on Wikipedia's content assessment scale. It is of interest to the following WikiProjects: | |||||||||||||||||||||||||||||||||||
| |||||||||||||||||||||||||||||||||||
QUOTING FROM: Algorithms and Theory of Computation Handbook, CRC Press LLC, 1999, "parallel random-access machine", in Dictionary of Algorithms and Data Structures [online], Paul E. Black, ed., U.S. National Institute of Standards and Technology. 27 February 2004. (accessed 6/4/06) Available from: http://www.nist.gov/dads/HTML/parallelRandomAccessMachine.html:
parallel random-access machine (definition)
Definition: A shared memory model of computation, where typically the processors all execute the same instruction synchronously, and access to any memory location occurs in unit time.
Also known as PRAM.
See also work-depth model, multiprocessor model.
PLEASE OBSERVE: that the definition clearly indicates use of the SIMD machine and ***not*** an MIMD machine as this Wiki entry states. Vonkje 16:10, 3 June 2006 (UTC)
That is a definition of SIMD, indeed. Nevertheless, a wrong definition does not prove the otherwise, namely that PRAM is MIMD. The "Advanced Computer Architecture and Parallel Processing, 2005" also states that "Active processors must execute the same instruction, generally, on different data. Hence, this model is sometimes called the shared memory, single instruction, multiple data (SMSIMD) machine." The Google is full of presentations stating "the abstract PRAM model can be SIMD or MIMD". There is no ground for the MIMD-thesis, therefore. --Javalenok (talk) 17:52, 20 March 2009 (UTC)
NVIDIA's CUDA programming model provides a parallel data cache within a single "cooperative thread array" (CTA, aka thread block). All threads within the CTA have CRCW access to the parallel data cache, so one CTA is effectively a PRAM machine (with an installed base of millions!). However, CTAs are currently limited to 512 threads. Skadron 17:11, 15 November 2007 (UTC)
The following discussion is closed. Please do not modify it. Subsequent comments should be made on the appropriate discussion page. No further edits should be made to this discussion.
Parallel Random Access Machine → Parallel random access machine –
Informasi ini disarikan dari Wikipedia dan disajikan kembali untuk tujuan edukasi. Konten tersedia di bawah lisensi CC BY-SA 3.0. Kami tidak bertanggung jawab atas ketidakakuratan data yang bersumber dari kontribusi publik tersebut.